1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
[
{
"EventName": "ICACHE_MISS",
"EventCode": "0x102",
"BriefDescription": "Counts instruction cache misses"
},
{
"EventName": "DCACHE_MISS",
"EventCode": "0x202",
"BriefDescription": "Counts data cache misses"
},
{
"EventName": "DCACHE_RELEASE",
"EventCode": "0x402",
"BriefDescription": "Counts writeback requests from the data cache"
},
{
"EventName": "ITLB_MISS",
"EventCode": "0x802",
"BriefDescription": "Counts Instruction TLB misses caused by instruction address translation requests"
},
{
"EventName": "DTLB_MISS",
"EventCode": "0x1002",
"BriefDescription": "Counts Data TLB misses caused by data address translation requests"
},
{
"EventName": "UTLB_MISS",
"EventCode": "0x2002",
"BriefDescription": "Counts Unified TLB misses caused by address translation requests"
},
{
"EventName": "UTLB_HIT",
"EventCode": "0x4002",
"BriefDescription": "Counts Unified TLB hits for address translation requests"
},
{
"EventName": "PTE_CACHE_MISS",
"EventCode": "0x8002",
"BriefDescription": "Counts Page Table Entry cache misses"
},
{
"EventName": "PTE_CACHE_HIT",
"EventCode": "0x10002",
"BriefDescription": "Counts Page Table Entry cache hits"
}
]